How address data and control signals are associated with clock signal in SRAM? While programming, whether I can select the duration of address input signal as I like? Is there any minimum period?