I have an old design still active. This is a block of logic in small scale integration that I would like to re-do in either FPGA or ASIC. The logic was done in an old fashioned way...gate by gate. The total "74ac' series of chips comprise about 12. Can I easily submit this block and get a single...